Table 2: Relative throughput as a function of circuits per carrier and wafer exchange time. (See also Figure 6.) Table 3: Economic model for HI assembly. (See also Figure 7.) 40 40 Chip Scale Review September • October • 2023 [ChipScaleReview.com]