Page 23 - Chip Scale Review_May June_2021-digital

5. G. John, “Test flow for advanced
packages (2.5D/SLIM/3D),” Sixth
IEEE Inter. Workshop on Testing
T h ree -Di mensional St acked
Integrated Circuits, Anaheim, 2015.
6. R. Wang, Z. Li, S. Kannan, K.
Chakrabarty, “Prebond testing
and test-path design for the silicon
interposer in 2.5-D ICs,” IEEE
Trans. on Computer-Aided Design
of Integ. Circuits and Sys., 2017, pp.
1406-1419, Vol. 36.
7. S. K. Goel, S. Adham, M. Wang, J.
Chen, T. Huang, A. Mehta, et al.,
“Test and debug strategy for TSMC
CoWoS™ stacking process based
heterogeneous 3D IC: a silicon case
study,” Inter. Test Conf., 2013.
8. G. Hellings, M. Scholz, D. Velenis,
M. Broeck, C. Roda Neve, Y. Li, et
al., “Active-lite interposer for 2.5
& 3D integration,” Symp. on VLSI
Technology Digest of Technical
Papers, 2015.
9. R. Goodwin, R. Miller, E. Tuv,
A. Borisov, “Semiconductor yield
analysis and multi-chip package
(MCP) die pairing optimization
using statistical-learning,” 7th Inter.
Conf. on Elec. Packaging Tech.,
Shanghai, China, 2006, pp. 1-10.
10. K. Bowman, S. Duvall, J. Meindl,
“Impact of die-to-die and within-
die parameter f luctuations on
the maximum clock frequency
d i s t r i bu t i o n f o r g i g a s c a l e
integration,” IEEE Jour. of Solid-
State Circuits, 2002, pp. 183-190,
Vol. 37.
11. E . B ou r j o t , P. S t e wa r t , C .
Dubarry, E. Lagoutte, E. Rolland,
et al., “Towards a complete
d i rect hybr id bond i ng D2W
integration flow: known-good-
dies and die planarization modules
development,” Inter. 3D Systems
Integ. Conf., 2019.

Biographies
Pooya Tadayon is an Intel Fellow at Intel Corporation, Hillsboro, Oregon. He leads Intel’s pathfinding efforts
in assembly and test and is currently focused on assembly and test solutions for co-packaged photonics. Email
pooya.tadayon@intel.com
Greg Iovino is a Principal Engineer at Intel Corporation, Hillsboro, Oregon. He is driving integrated solutions
across test, manufacturing, supply chain, and business processes to drive down cost and improve quality output.

Sameer Ruiwale is a Principal Engineer at Intel Corporation, Hillsboro, Oregon. He leads manufacturing development and execution
for products in Intel’s client portfolio. Sameer’s passions are overall manufacturing strategy, execution and manufacturing standardization.

21
Chip Scale Review May • June • 2021 [ChipScaleReview.com] 21