Page 35 - Chip Scale Review_July August_2023-digital

Figure 2: PSS enables the interfacing of EDA and ATE domains.

of a DUT with HSIO will be able Summary References
to be accessible to test instruments The semiconductor industry has 1. D. Armstrong, “Device validation:
through HSIO ports in mission mode. a long and successf ul histor y of the ultimate test frontier,” Chip
Consequently, the need will remain testing increasingly complex devices, Scale Review, Nov-Dec. 2022, p. 26.
and even grow for engineering test continually enhancing structural, 2. “Accellera Board Approves Portable
laboratories populated by automated, functional, and system-level test to Test and Stimulus Standard 2.0,”
parallel single-site test stations. minimize test escapes. Advances Accellera Systems Initiative, April
Going forward, one key will be continue as the industry contends 14, 2021.
smoothing the transition from the with an exploding amount of test data 3. M. Rubin, A. Zonta, “Pre and Post-
lab environment with engineering necessary for silicon bring-up, PSV, Silicon Verification Have Never
test stations to the production floor. and other test engineering tasks. A key Been Closer! Leveraging Portable
One example is the single load board innovation is a laboratory equipped St i mulus for Automat ic Test
strategy, in which a multisite load board with engineering workstations that can Equipment (ATE),” Cadence Design
for high-volume production can be used operate in parallel to speed up tasks such Systems Inc., May 4, 2023.
in the lab with only a single site enabled, as pattern validation. In addition, EDA
making it unnecessary to develop one and ATE companies are cooperating to
board for engineering activities and leverage standards such as PSS to bridge
another for high-volume manufacturing the pre- and post-silicon verification
(HVM). The engineering environment stages, and they are leveraging HSIO
should be as close as possible to the to allow ATE to apply test patterns
HVM environment, and the EX Test without cyclization. Finally, engineering
Station achieves this goal because it workstations are incorporating the load-
uses our Xtreme Link technology. The board, compute, and communications
station is also suitable for testing initial technologies of production ATE systems,
engineering batches efficiently. thereby speeding the transition from the
lab to HVM.

Biography
Adir Zonta is Product Marketing Manager for V93000 Engineering Solutions at Advantest, Boeblingen-
Germany. Adir has 19 years of cross-industry expertise in developing cutting-edge solutions and expanding
product portfolios across the value chain. He has a MS degree in Mechanical Engineering from the Federal U.
of Santa Catarina (UFSC) - Brazil. Email adir.zonta@advantest.com

33
Chip Scale Review July • August • 2023 [ChipScaleReview.com] 33