Page 12 - Chip Scale Review_May June_2023-digital
P. 12
Figure 6: Insertion loss of test vehicles.
Figure 5: Test vehicles for electrical simulation.
Figure 7: Thermal simulation set up: a) test vehicle structure; b) MCM rtMLF; c)
MCM two-layer CSP (without via fill); d) MCM two-layer CSP (with via fill); and e)
Table 3: RLC parasitics after electrical simulation. still-air JEDEC chamber.
10 Chip Scale Review May • June • 2023 [ChipScaleReview.com]
10
