Page 5 - Chip Scale Review_May June_2022-digital

Volume 26, Number 3
May • June 2022
The Future of Semiconductor Packaging
FEATURE ARTICLES

STAFF
Kim Newman 25 Semiconductor test: staying ahead of nanodevices
Publisher By Tucker Davis, Brian Brecht
knewman@chipscalereview.com [Teradyne]
Lawrence Michaels
Managing Director/Editor 32 Status and outlook for fan-out wafer/panel-level packaging
lmichaels@chipscalereview.com
By John H. Lau
Debra Vogler [Unimicron Technology Corporation]
Senior Technical Editor
43 Fan-in wafer-level packaging: any chip can be a flip chip!
dvogler@chipscalereview.com
By Ray Fillion
[Fillion Consulting]
SUBSCRIPTION—INQUIRIES
Chip Scale Review
All subscription changes, additions, deletions to any
and all subscriptions should be made by email only to
subs@chipscalereview.com Call for Technical Articles and
Technology Trends Columns
Advertising Production Inquiries:
Lawrence Michaels
lmichaels@chipscalereview.com Original, well-written articles are the lifeblood of
Chip Scale Review. We welcome your contributions on
advanced semiconductor packaging technologies,
Copyright © 2022 Haley Publishing Inc.
Chip Scale Review (ISSN 1526-1344) is a registered trademark of processes and materials. CSR features columns on current
Haley Publishing Inc. All rights reserved.
technology trends, market updates and insightful guest
Subscriptions in the U.S. are available without charge to qualified editorials are typically included in every issue. Our
individuals in the electronics industry.
Chip Scale Review, (ISSN 1526-1344), is published six times a spectrum of content coverage is specifically focused on
year with issues in January-February, March-April, May-June, July-
August, September-October and November-December. Periodical these BEOL & MEOL topics:
postage paid at Gilroy, Calif., and additional offices.
• Wafer-level Packaging (WLP) • Chiplets
POSTMASTER: Send address changes to Chip Scale Review magazine • Panel-level Packaging (PLP) • Lithography
P.O. Box 2165 • Heterogeneous Integration (HI) • Organic and Inorganic Substrates and
Morgan Hill, CA 95038 • AI and Quantum Technologies Interposers, Glass Based Solutions
Tel: +1-408-846-8580
E-Mail: subs@chipscalereview.com • Through-Silicon Vias (TSVs) • Advanced IC Assembly/Packaging
• 3D Stacking & RDL Interconnects • Bonding/Debonding
Printed in the United States • System-in-Package (SiP) • Integrating ICs with Nanotechnology
• Package-on-Package (PoP) • MEMS, RF/Wireless
• System-on-Package (SoP) • Optoelectronic/Photonic Devices
• Chip-on-Wafer (CoW) • Inspection/ Metrology
• Multi-Chip Modules (MCM) • Wafer/Device/System Test & Burn-in

Send abstracts to: editor@chipscalereview.com

Chip Scale Review May • June • 2022 [ChipScaleReview.com] 3 3