Page 5 - Chip Scale Review_January February_2022-digital
P. 5

Volume 26, Number 1
                                                                                      January • February 2022
                 The Future of Semiconductor Packaging
                                           FEATURE ARTICLES (continued)
      STAFF
      Kim Newman                             21   Bridges for chiplet design and heterogeneous
      Publisher
      knewman@chipscalereview.com                 integration packaging
                                                  By John H. Lau
      Lawrence Michaels                           [Unimicron Technology Corporation]
      Managing Director/Editor
      lmichaels@chipscalereview.com
      Debra Vogler
      Senior Technical Editor                30   Managing trade-offs in the chiplet era
      dvogler@chipscalereview.com                 By Rob Munoz
                                                  [Intel]

      SUBSCRIPTION—INQUIRIES
      Chip Scale Review
      All subscription changes, additions, deletions to any
      and all subscriptions should be made by email only to     37  A 2.2D die-last integrated substrate for
      subs@chipscalereview.com                    heterogeneous integration applications
                                                  By Dyi-Chung Hu
                                                  [SiPlus Co.]
      Advertising Production Inquiries:
      Lawrence Michaels
      lmichaels@chipscalereview.com


      Copyright © 2021 Haley Publishing Inc.  43  Heterogeneous integration for AI applications:
      Chip Scale Review (ISSN 1526-1344) is a registered trademark of
      Haley Publishing Inc. All rights reserved.  status and future needs (part 1)
                                                  By Madhavan Swaminathan, Siddharth Ravichandran
      Subscriptions in the U.S. are available without charge to qualified
      individuals in the electronics industry.    [Georgia Institute of Technology]
      Chip Scale Review, (ISSN 1526-1344), is published six times a
      year with issues in January-February, March-April, May-June, July-
      August, September-October and November-December. Periodical
      postage paid at Gilroy, Calif., and additional offices.
      POSTMASTER: Send address changes to Chip Scale Review magazine  49  FOWLP and Si-interposer for high-speed
      P.O. Box 2165
      Morgan Hill, CA 95038                       photonics packaging
      Tel: +1-408-846-8580                        By Lim Teck Guan, Eva Wai Leong Ching, Jong Ming Ching, Loh Woon Leng, David Ho
      E-Mail: subs@chipscalereview.com
                                                  Soon Wee, Sajay B G, et al.
      Printed in the United States                [Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research)]























                                                          Chip Scale Review   January  •  February  •  2022   [ChipScaleReview.com]  3 3
   1   2   3   4   5   6   7   8   9   10