Page 5 - Chip Scale Review_May June_2021-digital
P. 5

The Future of Semiconductor Packaging


      STAFF                                                                              Volume 25, Number 3
      Kim Newman Publisher                                                                    May • June 2021
      knewman@chipscalereview.com
      Lawrence Michaels Managing Director/Editor
      lmichaels@chipscalereview.com           FEATURE ARTICLES  (continued)
      Debra Vogler Senior Technical Editor
      dvogler@chipscalereview.com
                                             23   Cooling high-wattage digital ICs for
      CONTRIBUTING EDITORS                        socketed system-level test
 ACCELERATING  Steffen Kröhnert - Advanced Packaging  By Rick Marshall, Quynh Nguyen, Tim Wooden,
      steffen.kroehnert@espat-consulting.com
                                                  Jiachun (Frank) Zhou
      John L. Lau, Ph.D - Advanced Packaging
 HETEROGENEOUS  john_lau@unimicron.com       29   [Smiths Interconnect]
      Ephraim Suhir, Ph.D - Reliability
      suhire@aol.com
                                                  Glass-based quantum photonic packaging
 INTEGRATION  Rao R. Tummala, Ph.D - Advanced Packaging  By Wojciech Lewoczko-Adamczyk, Henning Schröder
      rao.tummala@ece.gatech.edu
                                                  [Fraunhofer IZM]
      EDITORIAL ADVISORS
      Andy Mackie, Ph.D (Chair) - Indium Corporation
      Rolf Aschenbrenner, Dipl.-Phys. - Fraunhofer IZM  32  Multi-wavelength on-chip coupling
      Arun Gowda, Ph.D - GE Global Research       of visible light
      John Lau, Ph.D - Unimicron                  By Robert Niffenegger, David Reens
      Leon Lin Tingyu, Ph.D - National Center for Advanced   [Lincoln Laboratory, Massachusetts Institute of
      Packaging (NCAP China)                      Technology]
                                                  Jules Stuart, John Chiaverini
      SUBSCRIPTION—INQUIRIES                      [Lincoln Laboratory and Massachusetts Institute of
      Chip Scale Review                           Technology]
      All subscription changes, additions, deletions to any
      and all subscriptions should be made by email only to     A new RDL-first FOWLP for
      subs@chipscalereview.com               40
                                                  low-density applications
                                                  By Isamu Nishimura, Mamoru Yamagami, Hiroshi Oji,
      Advertising Production Inquiries:           Taro Hayashi
      Lawrence Michaels                           [ROHM Co., Ltd.]
      lmichaels@chipscalereview.com
 EV Group establishes Heterogeneous Integration Competence Center™    48  Full-wafer double-sided monolithic
 to accelerate new product development and process integration schemes  Copyright © 2021 Haley Publishing Inc.  lens fabrication
      Chip Scale Review (ISSN 1526-1344) is a registered trademark of  By Vijay Ramya Kolli, Margarete Zoberbier,
      Haley Publishing Inc. All rights reserved.
                                                  Eleonora Storace, Marc Hennemeyer
 Wafer-to-Wafer (W2W) and Die-to-Wafer (D2W) hybrid bonding processes    Subscriptions in the U.S. are available without charge to qualified  [SUSS MicroTec Lithography GmbH]
      individuals in the electronics industry.
                                                  Markus Brehm, Patrick Heißler
 ready for sample test, product development and qualification  Chip Scale Review, (ISSN 1526-1344), is published six times a  [DELO Industrial Adhesives]
      year with issues in January-February, March-April, May-June, July-
      August, September-October and November-December. Periodical
      postage paid at Gilroy, Calif., and additional offices.  55  Evolution of thermal interface materials
 Open access innovation incubator for EVG customers and partners across the    POSTMASTER: Send address changes to Chip Scale Review magazine  for advanced packaging
 microelectronics supply chain, guaranteeing the highest IP protection standards  P.O. Box 2165  By Andy C. Mackie, Ross Berntson
      Morgan Hill, CA 95038                       [Indium Corporation]
      Tel: +1-408-846-8580                        Dave Saums
      E-Mail: subs@chipscalereview.com            [DS&A LLC]
 Combining EVG’s world-class wafer bonding, thin-wafer handling and maskless,   Printed in the United States
 optical and nanoimprint lithography products and expertise, as well as pilot-line
 production facilities and services












 GET IN TOUCH to discuss your manufacturing needs
 www.EVGroup.com
                                                               Chip Scale Review   May  •  June  •  2021   [ChipScaleReview.com]  3 3
   1   2   3   4   5   6   7   8   9   10